

Ultra-Low Phase Noise LVPECL, LVDS Buffer & Translator

Description

The AZS10 is a configurable LVPECL, LVDS buffer & translator IC that is optimized for ultra-low phase noise and 2.5V & 3.3V nominal supply voltage. It is particularly useful in converting crystal or SAW based oscillators into LVPECL and LVDS outputs for signals up to 1GHz. For designs with very low signal amplitude, consider the AZS15 with a gain stage in the receiver.

The AZS10 is a configurable IC design capable of providing LVPECL or LVDS outputs, ÷1 or ÷2 function, and active high or active low enable selection. See Table 7 for details of the configurations options that provide designers with a single high performance IC buffer/translator solution that is extremely compact and flexible.


Features

- Ultra-low phase noise floor
 - LVPECL: -167dBc/Hz
 - LVDS: -165dBc/Hz
- Selectable LVPECL/LVDS output levels
- Internal divide by two
- Enable active high or low
- Output frequency up to 1GHz
- Up to 125C operation

Applications

- Crystal or SAW based oscillators
- LVPECL/LVDS clock reference and drivers
- LVPECL/LVDS signal conversion

Block Diagram



Ordering Information

| Order Number | Package | Reel Quantity | Marking | MSL Rating | Leadframe |
|--------------|---------|---------------|--------------------|------------|-----------|
| AZS10QGR1 | SON8 | 1000 | S<date code> | 1 | NiPdAu |
| AZS10TGR1 | MSOP8 | 1000 | BE0G / <Date Code> | 1 | NiPdAu |

Specifications

Table 1 Recommended Operating Conditions

| Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|------------|-------|-----|-------|------|
| Supply Voltage | ±10% | 2.97 | 3.3 | 3.63 | V |
| | ±5% | 2.375 | 2.5 | 2.625 | |
| Operating Temperature | | -40 | 27 | 125 | °C |

Table 2 General Specifications

| Parameter | Conditions | Min | Typ | Max | Unit |
|------------------------------|---|-----------------------|------------------|-----------------|------|
| Input Bias Resistor | D Input to V _{DD} /2 Reference | | 10k | | Ω |
| Input Voltage Swing | | 0.2 ¹ | 0.6 ¹ | | V |
| Input High Voltage Threshold | EN, B0, B1 | V _{DD} - 0.5 | | V _{DD} | V |
| Input Low Voltage Threshold | EN, B0, B1 | 0 | | 0.5 | |

¹ Phase noise floor performance is dependent upon input voltage swing. Voltage swing values below recommended values may result in degraded phase noise values. For improved phase noise performance with low signal amplitude, refer to the AZS15.

Table 3 LVPECL Output Specifications

Typical values applicable under the conditions of V_{DD} = 2.5V-3.3V, T_A = 27°C, unless otherwise noted

Minimum and maximum values are given over full V_{DD} and T_A variation (-40°C to +125°C), unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|------------------------------|-----------------------|-----|-----------------------|-----------------|
| Input Frequency | ÷ 1 | | | 1000 | MHz |
| | ÷ 2 | | | 1600 | |
| Output Loading | | | 50 | | Ω |
| DC Output Levels | V _{DD} = 3.3V, HIGH | V _{DD} -1.15 | | V _{DD} -0.88 | V |
| | V _{DD} = 3.3V, LOW | V _{DD} -1.86 | | V _{DD} -1.75 | V |
| | V _{DD} = 2.5V, HIGH | V _{DD} -1.25 | | V _{DD} -0.88 | V |
| | V _{DD} = 2.5V, LOW | V _{DD} -1.86 | | V _{DD} -1.66 | V |
| Differential Output Voltage | V _{DD} = 3.3V | 0.74 | | 0.93 | V _{pp} |
| | | 3.49 | | 5.47 | dBm (fund) |
| | V _{DD} = 2.5V | 0.54 | | 0.93 | V _{pp} |
| | | 0.75 | | 5.47 | dBm (fund) |
| Output Rise/Fall Time | 80% - 20% | 100 | | 205 | ps |
| Phase Noise Floor | 1MHz Offset | -167 | | | dBc/Hz |
| Integrated Jitter | 155MHz carrier: 12kHz-20MHz | 26 | | | fs |
| Enable Time ¹ | | | | 15 | us |
| Disable Time ¹ | | | | 0.5 | us |
| Propagation Delay ² | | 0.9 | | 2.2 | ns |

¹ Into and out of tri-state condition

² Time from D crossing V_{DD}/2 to Q=QN

Table 4 LVDS Output Specifications

 Typical values applicable under the conditions of $V_{DD} = 2.5V-3.3V$, $T_A = 27^\circ C$, unless otherwise noted

 Minimum and maximum values are given over full V_{DD} and T_A variation ($-40^\circ C$ to $+125^\circ C$), unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------------------|-----------------------------|-------|-----|-------|----------|
| Input Frequency | $\div 1$ | | | 1000 | MHz |
| | $\div 2$ | | | 1600 | |
| Output Loading | | | 100 | | Ω |
| Voltage Output Levels | $V_{DD} = 3.3V$ | 290 | | 454 | |
| | $V_{DD} = 2.5V$ | 290 | | 454 | |
| Differential Output Voltage | | -50 | | 50 | V |
| Common Mode Output Voltage | | 1.125 | | 1.375 | V |
| Delta in Common Mode Output | | -50 | | 50 | mV |
| Peak-to-Peak Common Mode Output | | | | 100 | mV |
| Output Rise/Fall Time | 80% - 20% | 120 | | 220 | ps |
| Phase Noise Floor | 1MHz Offset | -165 | | | dBc/Hz |
| Integrated Jitter | 155MHz carrier: 12kHz-20MHz | 36 | | | fs |
| Enable Time ¹ | | | | 4 | us |
| Disable Time ¹ | | | | 0.5 | us |
| Propagation Delay ² | | 0.8 | | 1.7 | ns |

¹ Into and out of tri-state condition

² Time from D crossing $V_{DD}/2$ to $Q=QN$
Table 5 Absolute Maximum Ratings

| Parameter | Conditions | Min | Max | Unit |
|-----------------------|----------------------|------|----------------|------------|
| Supply Voltage | | -0.5 | $V_{DD} + 0.5$ | V |
| Input Voltage | | -0.5 | $V_{DD} + 0.5$ | V |
| Output Voltage | | -0.5 | $V_{DD} + 0.5$ | V |
| Soldering Temperature | | | 260 | $^\circ C$ |
| Storage Temperature | | -55 | 150 | $^\circ C$ |
| Junction Temperature | | | 150 | $^\circ C$ |
| ESD Ratings | Human Body Model | 2000 | | V |
| | Machine Model | 100 | | |
| | Charged Device Model | 1000 | | |

Pin Configuration and Function

Table 6 Pinout List

| Pin | Name | I/O/P | Description | Properties |
|-----|------|-------|-------------------|-----------------------------|
| 1 | EN | I | Enable | Configurable functionality |
| 2 | Q | O | Output Signal | Configurable (LVPECL, LVDS) |
| 3 | QN | O | Output Signal | Configurable (LVPECL, LVDS) |
| 4 | GND | P | Negative Supply | 0V |
| 5 | D | I | Input Signal | |
| 6 | B0 | I | Configuration Bit | Tertiary Levels |
| 7 | B1 | I | Configuration Bit | Tertiary Levels |
| 8 | VDD | P | Positive Supply | 2.375V - 3.6V |




Figure 1 SON8 Package Pinout




Figure 2 MSOP8 Package Pinout

Functionality

The AZS10 has 8 configurations which are determined by the static voltage levels of B0 and B1.

Table 7 Functional Configurations

| Configuration Bits | | Functional Configuration | | |
|--------------------|------|--------------------------|-----------------|-----------------|
| B0 | B1 | Output Type | Enable Polarity | Output Division |
| Open | Open | LVPECL | Active High | ÷1 |
| Open | Low | LVPECL | Active High | ÷2 |
| Open | High | LVPECL | Active Low | ÷1 |
| Low | Open | LVPECL | Active Low | ÷2 |
| Low | Low | LVDS | Active High | ÷1 |
| Low | High | LVDS | Active High | ÷2 |
| High | Open | LVDS | Active Low | ÷1 |
| High | Low | LVDS | Active Low | ÷2 |
| High | High | not used | not used | not used |

Application Notes

Input Termination

The D input bias is $V_{DD}/2$ fed through an internal $10k\Omega$ resistor. For clock applications, an input signal of at least $750mV_{pp}$ ensures the AZS10 meets AC specifications. The input should also be AC coupled to maintain a 50% duty cycle on the outputs. The input can be driven to any voltage between $0V$ and V_{DD} without damage or waveform degradation.




Figure 3 Input Termination

LVPECL Output Termination Techniques

DC Coupling

The LVPECL compatible output stage of the AZS10 uses a current drive topology to maximize switching speed as illustrated below in Figure 4. Two current source PMOS transistors (M1-M2) feed the output pins. M5 is an NMOS current source which is switched by M3 and M4. When M4 is on, M5 takes current from M2. This produces an output current of 5.1mA (low output state). M3 is off, and the entire 21.1mA flows through the output pin. The associated output voltage swings match LVPECL levels when external 50Ω resistors terminate the outputs.

Both Q and QN should always be terminated identically to avoid waveform distortion and circulating current caused by unsymmetrical loads. This rule should be followed even if only one output is in use.




Figure 4 Typical Output Termination

AC Coupling

Clock applications or phase noise/frequency domain testing scenarios typically require AC coupling. Figure 5 below shows the AC coupling technique. The 200Ω resistors form the required DC loads, and the 50Ω resistors provide the AC termination. The parallel combination of the 200Ω and 50Ω resistors results in a net 40Ω AC load termination. In many cases this will work well. If necessary, the 50Ω resistors can be increased to about 56Ω. Alternately, bias tees combined with current setting resistors will eliminate the lowered AC load impedance. The 50Ω resistors are typically connected to ground but can be connected to the bias level needed by the succeeding stage.




Figure 5 AC Termination

LVDS Output Termination Technique

The following LVDS termination is compliant to the LVDS specification *TIA/EIA-644A*.




Figure 6 LVDS Termination

Package Diagrams

SON8




Figure 7 SON8 Package Diagram

MSOP8




Figure 8 MSOP8 Package Diagram

For more information about all of products, please visit our website at
www.azmicrotek.com