

# AZ100EL16VO

## LVPECL Oscillator Gain Stage & Buffer with Enable

[www.azmicrotek.com](http://www.azmicrotek.com)

### FEATURES

- 250ps propagation delay
- High voltage gain vs. standard EL16
- 75kΩ enable pull-down Resistor
- High bandwidth for  $\geq 1\text{GHz}$
- -147 dBc/Hz typical noise floor

### APPLICATIONS

- Crystal or SAW oscillators


### PACKAGE AVAILABILITY

- MLP8
- MLP16
- MSOP8
- MSOP10
- Green/RoHS Compliant/Pb-Free

### DESCRIPTION

The AZ100EL16VO is an oscillator gain stage with a high gain output buffer including an enable. The  $Q_{HG}/\bar{Q}_{HG}$  outputs have a voltage gain several times greater than the  $Q/Q$  outputs. An enable input (EN) allows continuous oscillator operation. The enable can be controlled by ECL or CMOS signals

### BLOCK DIAGRAM



Order Number	Package	Marking
AZ100EL16VONG <sup>1</sup>	MLP8	P0G / <Date Code> <sup>2</sup>
AZ100EL16VONBG <sup>1</sup>	MLP8	P4G / <Date Code> <sup>2</sup>
AZ10/100EL16VOLG <sup>1</sup>	MLP16	AZMG / 16J / <Date Code> <sup>2</sup>
AZ100EL16VOTG <sup>1</sup>	MSOP8	HVOG / <Date Code> <sup>2,3</sup>
AZ100EL16VOTFG <sup>1</sup>	MSOP8	HVOFG / <Date Code> <sup>2</sup>
AZ100EL16VOUG <sup>1</sup>	MSOP10	HVOUG / <Date Code> <sup>2,4</sup>

<sup>1</sup> Tape & Reel - Add 'R1' at end of order number for 7in (1k parts), 'R2' (2.5k) for 13in

<sup>2</sup> See [www.azmicrotek.com](http://www.azmicrotek.com) for date code format

<sup>3</sup> Date code 141 and earlier on belly mark, AZH+ / 16VO on top

<sup>4</sup> Date code 0633 and earlier on belly mark, AZH+ / 16VOU on top

## PIN DESCRIPTION AND CONFIGURATION

Table 1 - Pin description for MLP8 (AZ100EL16VON) package

Pin	Name	Type	Function
1	Q	Output	Inverting PECL Output
2	D	Input	Data Input
3	V <sub>BB</sub>	Output	Reference Voltage
4	EN	Input	Output Enable
5	V <sub>EE</sub>	Power	Negative Supply
6	Q <sub>HG</sub>	Output	High Gain Inverting PECL Output
7	Q <sub>HG</sub>	Output	High Gain PECL Output
8	V <sub>CC</sub>	Power	Positive Supply




Figure 1 – Pin configuration for AZ100EL16VON (MLP8)

Table 2 - Pin description for MLP8 (AZ100EL16VONB) package

Pin	Name	Type	Function
1	D	Input	Data Input
2	V <sub>BB</sub>	Output	Reference Voltage
3	EN	Input	Output Enable
4	V <sub>EE</sub>	Power	Negative Supply
5	Q <sub>HG</sub>	Output	High Gain Inverting PECL Output
6	Q <sub>HG</sub>	Output	High Gain PECL Output
7	V <sub>CC</sub>	Power	Positive Supply
8	Q	Output	Inverting PECL Output




Figure 2 – Pin configuration for AZ100EL16VONB (MLP8)

Table 3 - Pin description for MSOP8 (AZ100EL16VOT) package

Pin	Name	Type	Function
1	Q	Output	Inverting PECL Output
2	D	Input	Data Input
3	V <sub>BB</sub>	Output	Reference Voltage
4	EN	Input	Output Enable
5	V <sub>EE</sub>	Power	Negative Supply
6	Q <sub>HG</sub>	Output	High Gain Inverting PECL Output
7	Q <sub>HG</sub>	Output	High Gain PECL Output
8	V <sub>CC</sub>	Power	Positive Supply




Figure 3 – Pin configuration for AZ100EL16VOT (MSOP8)

Table 4 - Pin description for MSOP8 (AZ100EL16VOTF) package

Pin	Name	Type	Function
1	Q	Output	Inverting PECL Output
2	D	Input	Data Input
3	D	Input	Inverting Data Input
4	EN	Input	Output Enable
5	V <sub>EE</sub>	Power	Negative Supply
6	Q <sub>HG</sub>	Output	High Gain Inverting PECL Output
7	Q <sub>HG</sub>	Output	High Gain PECL Output
8	V <sub>CC</sub>	Power	Positive Supply


Figure 4 - Pin configuration for  
AZ100EL100VOTF (MSOP8)

Table 5 - Pin description for MSOP10 package

Pin	Name	Type	Function
1	Q	Output	PECL Output
2	Q	Output	Inverting PECL Output
3	D	Input	Data Input
4	D	Input	Inverting Data Input
5	V <sub>BB</sub>	Output	Reference Voltage
6	EN	Input	Output Enable
7	V <sub>EE</sub>	Power	Negative Supply
8	Q <sub>HG</sub>	Output	High Gain Inverting PECL Output
9	Q <sub>HG</sub>	Output	High Gain PECL Output
10	V <sub>CC</sub>	Power	Positive Supply



Figure 5 - Pin configuration for  
AZ100EL16VOU (MSOP10)

Table 6 - Pin description for MLP16 package

Pin	Name	Type	Function
1	NC		
2	D	Input	Data Input
3	D	Input	Inverting Data Input
4	V <sub>BB</sub>	Output	Reference Voltage
5	EN	Input	Output Enable
6	NC		
7	V <sub>EE</sub>	Power	Negative Supply
8	10k	Input	10k Enable
9	NC		
10	Q <sub>HG</sub>	Output	High Gain Inverting PECL Output
11	Q <sub>HG</sub>	Output	High Gain PECL Output
12	NC		
13	V <sub>CC</sub>	Power	Positive Supply
14	NC		
15	Q	Output	PECL Output
16	Q	Output	Inverting PECL Output



## ENGINEERING NOTES

The AZ100EL16VO is an oscillator gain stage with a high gain output buffer including an enable. The  $Q_{HG}/\bar{Q}_{HG}$  outputs have a voltage gain several times greater than the  $Q/Q$  outputs. An enable input (EN) allows continuous oscillator operation. When EN is LOW or floating (NC), input data is passed to both sets of outputs. When EN is HIGH, the  $Q_{HG}/\bar{Q}_{HG}$  outputs will be forced LOW/HIGH respectively, while input data will continue to be passed to the  $Q/Q$  outputs. The EN input can be driven with an ECL/PECL signal or a CMOS logic signal.

The input impedance of the D/D inputs remain constant for all operating modes since forcing the outputs via the EN pin does not power-down the chip but only disables the high gain  $Q_{HG}/\bar{Q}_{HG}$  outputs.

Input protection diodes are included on the D/D inputs for enhanced ESD protection.

The AZ100EL16VO also provides a  $V_{BB}$  output that supports 1.5mA sink/source current. When used, the  $V_{BB}$  pin should be bypassed to ground or  $V_{CC}$  via a 0.01 $\mu$ F capacitor.

Any used output must have an external pull down resistor. For 3.3V operation, an 180 $\Omega$  resistor to  $V_{EE}$  is recommended if an AC coupled load is present. At 5.0V, a 330 $\Omega$  resistor is recommended for the AC load case. Alternately, a 50 $\Omega$  load terminated to  $V_{CC} - 2V$  or the Thevenin equivalent may be driven directly. Unused outputs may be left floating (NC).

10k temperature compensation is offered on the AZ100LVEL16VOL. If this mode is desired, connect the 10k pin to  $V_{EE}$ . The connection must be less than 1 $\Omega$ .

NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.




Figure 7 - AZ100EL16VO Timing Diagram

Table 7 - Enable Truth Table

EN	Q/Q	$Q_{HG}$	$\bar{Q}_{HG}$
LOW or NC	Data	Data	Data
HIGH	Data	LOW	HIGH




Figure 8 – Application circuit for CMOS Inputs

Table 8 – Recommended Component Values for CMOS Single Ended Inputs

Input Type	R1 <sup>1</sup> Value	
	AC Coupled (C2 in circuit)	DC Coupled (C2 shorted)
3.3V CMOS	430Ω	750Ω
5.0V CMOS	910Ω	1.8kΩ

<sup>1</sup>. R1 should be chosen so that the input swing on the D input with respect to D is in the range of ±80 to ±1000 mV, per the AC Characteristics table and the D input is < ±750 mV with respect to V<sub>BB</sub>.




Figure 9 – Typical Large Signal Output Swing

Measured with 750mv differential input, V<sub>EEP</sub> NC, Q<sub>HG</sub>/Q<sub>HG</sub> each terminated to V<sub>CC</sub>-2V via 50 Ω resistors.




Figure 10 - S11, 50Ω load to V<sub>CC</sub> - 2V




Figure 11 - S12, 50Ω load to V<sub>CC</sub> - 2V




Figure 12 – S21, 50Ω load to V<sub>CC</sub> - 2V




Figure 13 - S22, 50Ω load to V<sub>CC</sub> - 2V



**PERFORMANCE DATA****Table 9 – Absolute Maximum Ratings**

Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Condition	Rating	Unit
V <sub>CC</sub>	PECL Power Supply	V <sub>EE</sub> = 0V	0 to + 6.0	V
V <sub>LPECL</sub>	PECL Input Voltage	V <sub>EE</sub> = 0V	0 to + 6.0	V
V <sub>EE</sub>	ECL Power Supply	V <sub>CC</sub> = 0V	-6.0 to 0	V
V <sub>LECL</sub>	ECL Input Supply	V <sub>CC</sub> = 0V	-6.0 to 0	V
V <sub>LDIFF</sub>	Differential Input Voltage		0 to ± 1.6	V <sub>pp</sub> <sup>1</sup>
I <sub>OUT</sub>	Output Current	Continuous	50	mA
		Surge	100	
T <sub>A</sub>	Operating Temperature Range	-	-40 to +85 <sup>2</sup>	°C
T <sub>STG</sub>	Storage Temperature Range	-	-65 to +150	°C
ESD <sub>HBM</sub>	Human Body Model Electro Static Discharge	-	2500	V
ESD <sub>MM</sub>	Machine Model Electro Static Discharge	-	200	V
ESD <sub>CDM</sub>	Charged Device Model Electro Static Discharge	-	2000	V

<sup>1</sup> V<sub>LDIFF</sub> is the voltage difference between D and D<sup>-</sup><sup>2</sup> For operation up to 105°C, contact Arizona Microtek**Table 10 - 10K ECL DC Characteristics****10K ECL DC Characteristics (V<sub>EE</sub> = -3.0V to -5.5V, V<sub>CC</sub> = GND)**

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage <sup>1</sup>	-1080	-890	-1020	-840	-980	-810	-910	-720	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1</sup>	-1950	-1650	-1950	-1630	-1950	-1630	-1950	-1595	mV
V <sub>IH</sub>	Input HIGH Voltage D/D	-1230	-430	-1170	-380	-1130	-360	-1060	-310	mV
	Input HIGH Voltage EN	-1230	V <sub>CC</sub>	-1170	V <sub>CC</sub>	-1130	V <sub>CC</sub>	-1060	V <sub>CC</sub>	mV
V <sub>IL</sub>	Input LOW Voltage D/D	-2300	-1500	-2260	-1480	-2240	-1480	-2190	-1445	mV
	Input LOW Voltage EN	V <sub>EE</sub>	-1500	V <sub>EE</sub>	-1480	V <sub>EE</sub>	-1480	V <sub>EE</sub>	-1445	mV
V <sub>BB</sub>	Reference Voltage	-1430	-1300	-1380	-1260	-1360	-1240	-1310	-1190	mV
I <sub>IH</sub>	Input HIGH Current D/D		60		60		60		60	µA
	Input HIGH Current EN		150		150		150		150	µA
I <sub>IL</sub>	Input LOW Current	0.5		0.5		0.5		0.5		µA
I <sub>EE</sub>	Power Supply Current		40		40		40		40	mA

<sup>1</sup> Specified with each output terminated through 50Ω resistors to V<sub>CC</sub> - 2V.

Table 11 - 10K LVPECL DC Characteristics

10K LVPECL DC Characteristics ( $V_{EE} = \text{GND}$ ,  $V_{CC} = +3.3\text{V}$ )

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage <sup>1,2</sup>	2220	2410	2280	2460	2320	2490	2390	2580	mV
$V_{OL}$	Output LOW Voltage <sup>1,2</sup>	1350	1650	1350	1670	1350	1670	1350	1705	mV
$V_{IH}$	Input HIGH Voltage D/D <sup>1</sup>	2070	2870	2130	2920	2170	2940	2240	2990	mV
	Input HIGH Voltage EN	2070	$V_{CC}$	2130	$V_{CC}$	2170	$V_{CC}$	2240	$V_{CC}$	mV
$V_{IL}$	Input LOW Voltage D/D <sup>1</sup>	1000	1800	1040	1820	1060	1820	1110	1855	mV
	Input LOW Voltage EN	$V_{EE}$	1800	$V_{EE}$	1820	$V_{EE}$	1820	$V_{EE}$	1825	mV
$V_{BB}$	Reference Voltage <sup>1</sup>	1870	2000	1920	2040	1940	2060	1990	2110	mV
$I_{IH}$	Input HIGH Current D/D		60		60		60		60	$\mu\text{A}$
	Input HIGH Current EN		150		150		150		150	$\mu\text{A}$
$I_{IL}$	Input LOW Current D/D	0.5		0.5		0.5		0.5		$\mu\text{A}$
	Input LOW Current EN <sup>3</sup>	-300		-300		-300		-300		$\mu\text{A}$
$I_{EE}$	Power Supply Current		40		40		40		46	mA

<sup>1</sup> For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

<sup>2</sup> Specified with each output terminated through 50 $\Omega$  resistors to  $V_{CC} - 2\text{V}$ .

<sup>3</sup> Specified with forced to  $V_{EE}$ .

Table 12 - 10K PECL DC Characteristics

10K PECL DC Characteristics ( $V_{EE} = \text{GND}$ ,  $V_{CC} = +5.0\text{V}$ )

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage <sup>1,2</sup>	3920	4110	3980	4160	4020	4190	4090	4280	mV
$V_{OL}$	Output LOW Voltage <sup>1,2</sup>	3050	3350	3050	3370	3050	3370	3050	3405	mV
$V_{IH}$	Input HIGH Voltage D/D <sup>1</sup>	3770	4570	3830	4620	3870	4640	3940	4690	mV
	Input HIGH Voltage EN	3770	$V_{CC}$	3830	$V_{CC}$	3870	$V_{CC}$	3940	$V_{CC}$	mV
$V_{IL}$	Input LOW Voltage D/D <sup>1</sup>	2700	3500	2740	3520	2760	3520	2810	3555	mV
	Input LOW Voltage EN	$V_{EE}$	3500	$V_{EE}$	3520	$V_{EE}$	3520	$V_{EE}$	3555	mV
$V_{BB}$	Reference Voltage <sup>1</sup>	3570	3700	3620	3740	3640	3760	3690	3810	mV
$I_{IH}$	Input HIGH Current D/D		60		60		60		60	$\mu\text{A}$
	Input HIGH Current EN		150		150		150		150	$\mu\text{A}$
$I_{IL}$	Input LOW Current D/D	0.5		0.5		0.5		0.5		$\mu\text{A}$
	Input LOW Current EN <sup>3</sup>	-1400		-1400		-1400		-1400		$\mu\text{A}$
$I_{EE}$	Power Supply Current		40		40		40		40	mA

<sup>1</sup> For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

<sup>2</sup> Specified with each output terminated through 50 $\Omega$  resistors to  $V_{CC} - 2\text{V}$ .

<sup>3</sup> Specified with forced to  $V_{EE}$ .

Table 13 - 100K ECL DC Characteristics

100K ECL DC Characteristics ( $V_{EE} = -3.0V$  to  $-5.5V$ ,  $V_{CC} = GND$ )

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage <sup>1</sup>	-1085	-880	-1025	-880	-1025	-880	-1025	-880	mV
$V_{OL}$	Output LOW Voltage <sup>1</sup>	-1900	-1555	-1900	-1620	-1900	-1620	-1900	-1620	mV
$V_{IH}$	Input HIGH Voltage D/D	-1165	-390	-1165	-390	-1165	-390	-1165	-390	mV
	Input HIGH Voltage EN	-1165	$V_{CC}$	-1165	$V_{CC}$	-1165	$V_{CC}$	-1165	$V_{CC}$	mV
$V_{IL}$	Input LOW Voltage D/D	-2250	-1475	-2250	-1475	-2250	-1475	-2250	-1475	mV
	Input LOW Voltage EN	$V_{EE}$	-1475	$V_{EE}$	-1475	$V_{EE}$	-1475	$V_{EE}$	-1475	mV
$V_{BB}$	Reference Voltage	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
$I_{IH}$	Input HIGH Current D/D		60		60		60		60	$\mu A$
	Input HIGH Current EN		150		150		150		150	$\mu A$
$I_{IL}$	Input LOW Current	0.5		0.5		0.5		0.5		$\mu A$
$I_{EE}$	Power Supply Current		40		40		40		46	mA

<sup>1</sup> Specified with each output terminated through  $50\Omega$  resistors to  $V_{CC} - 2V$ .

Table 14 - 100K LVECL DC Characteristics

100K LVPECL DC Characteristics ( $V_{EE} = GND$ ,  $V_{CC} = +3.3V$ )

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage <sup>1,2</sup>	2215	2420	2275	2420	2275	2420	2275	2420	mV
$V_{OL}$	Output LOW Voltage <sup>1,2</sup>	1400	1745	1400	1680	1400	1680	1400	1680	mV
$V_{IH}$	Input HIGH Voltage D/D <sup>1</sup>	2135	2910	2135	2910	2135	2910	2135	2910	mV
	Input HIGH Voltage EN	2135	$V_{CC}$	2135	$V_{CC}$	2135	$V_{CC}$	2135	$V_{CC}$	mV
$V_{IL}$	Input LOW Voltage D/D <sup>1</sup>	1050	1825	1050	1825	1050	1825	1050	1825	mV
	Input LOW Voltage EN	$V_{EE}$	1825	$V_{EE}$	1825	$V_{EE}$	1825	$V_{EE}$	1825	mV
$V_{BB}$	Reference Voltage <sup>1</sup>	1910	2050	1910	2050	1910	2050	1910	2050	mV
$I_{IH}$	Input HIGH Current D/D		60		60		60		60	$\mu A$
	Input HIGH Current EN		150		150		150		150	$\mu A$
$I_{IL}$	Input LOW Current D/D	0.5		0.5		0.5		0.5		$\mu A$
	Input LOW Current EN <sup>3</sup>	-300		-300		-300		-300		$\mu A$
$I_{EE}$	Power Supply Current		40		40		40		46	mA

<sup>1</sup> For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

<sup>2</sup> Specified with each output terminated through  $50\Omega$  resistors to  $V_{CC} - 2V$ .

<sup>3</sup> Specified with forced to  $V_{EE}$ .

Table 15 – 100K PECL DC Characteristics

100K PECL DC Characteristics ( $V_{EE} = \text{GND}$ ,  $V_{CC} = +5.0\text{V}$ )

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage <sup>1,2</sup>	3915	4120	3975	4120	3975	4120	3975	4120	mV
$V_{OL}$	Output LOW Voltage <sup>1,2</sup>	3100	3445	3100	3380	3100	3380	3100	3380	mV
$V_{IH}$	Input HIGH Voltage D/D <sup>1</sup>	3835	4610	3835	4610	3835	4610	3835	4610	mV
	Input HIGH Voltage EN	3835	$V_{CC}$	3835	$V_{CC}$	3835	$V_{CC}$	3835	$V_{CC}$	mV
$V_{IL}$	Input LOW Voltage D/D <sup>1</sup>	2750	3525	2750	3525	2750	3525	2750	3525	mV
	Input LOW Voltage EN	$V_{EE}$	3525	$V_{EE}$	3525	$V_{EE}$	3525	$V_{EE}$	3525	mV
$V_{BB}$	Reference Voltage <sup>1</sup>	3610	3750	3610	3750	3610	3750	3610	3750	mV
$I_{IH}$	Input HIGH Current D/D		60		60		60		60	$\mu\text{A}$
	Input HIGH Current EN		150		150		150		150	$\mu\text{A}$
$I_{IL}$	Input LOW Current D/D	0.5		0.5		0.5		0.5		$\mu\text{A}$
	Input LOW Current EN <sup>3</sup>	-1400		-1400		-1400		-1400		$\mu\text{A}$
$I_{EE}$	Power Supply Current		40		40		40		46	mA

1 For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

2 Specified with each output terminated through 50 $\Omega$  resistors to  $V_{CC} - 2\text{V}$ .

3 Specified with forced to  $V_{EE}$ .

Table 16 - AC Characteristics


AC Characteristics ( $V_{EE} = -3.0\text{V}$  to  $-5.5\text{V}$ ;  $V_{CC} = \text{GND}$  or  $V_{EE} = \text{GND}$ ;  $V_{CC} = +3.0\text{V}$  to  $+5.5\text{V}$ )

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{PLH}/t_{PHL}$	Propagation Delay													
	D to Q/Q	100		300	100		300	100	200	300	100		300	ps
	D to $Q_{HG}/Q_{HG}$	150		450	150		450	150	290	450	150		450	ps
$t_{SKEW}$	Duty Cycle Skew <sup>1</sup>		5	20		5	20		5	20		5	20	ps
$V_{pp}$ (AC)	Input Swing <sup>2</sup>	80		1000	80		1000	80		1000	80		1000	mV
$t_r/t_f$	Output Rise/Fall (20% - 80%)	80		240	80		240	80	135	240	80		240	ps


1 Duty cycle skew is the difference between a  $t_{PLH}$  and  $t_{PHL}$  propagation delay through a device.

2  $V_{pp}$  is the peak-to-peak differential input swing for which AC parameters are guaranteed. The device has a voltage gain of  $\approx 20$  to Q/Q outputs and a voltage gain of  $\approx 100$  to  $Q_{HG}/Q_{HG}$  outputs.



**PACKAGE DIAGRAM**  
MLP8  
Green/RoHS compliant/Pb-Free  
MSL=1



**PACKAGE DIAGRAM**  
MLP16  
Green/RoHS compliant/Pb-Free  
MSL=1




**PACKAGE DIAGRAM**  
MSOP8  
Green/RoHS compliant/Pb-Free  
MSL=1




DIM	INCHES	
	MIN	MAX
A	0.118±0.004	
B	0.118±0.004	
C	0.192±0.008	
D	0.0256 TYP	
E	0.004±0.002	
F	0.034±0.002	
G	0.009±0.014	
H	0.010	
I	0.006±0.002	
J	0.021±0.004	


**MSOP8 (T)**



**PCB LAND PATTERN/FOOTPRINT**



**PACKAGE DIAGRAM**  
MSOP10  
Green/RoHS compliant/Pb-Free  
MSL=1



Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.